Security Evaluation of a Balanced Quasi-Delay Insensitive Library (SecLib)

نویسندگان

  • Sylvain GUILLEY
  • Florent FLAMENT
  • Yves MATHIEU
  • Renaud PACALET
چکیده

This article presents a library of cells enabling the realization of constant-power cryptoprocessors, natively protected against side-channel attacks. The proposed methodology uses a full-custom balanced quasi-delay insensitive (QDI) cell library, called “SecLib”. It is suitable for a shielded routing method derived from the “backend duplication”, using legacy CAD tools for the backend steps. The discussion is oriented towards the explicitation of topological constraints encountered in highly secure designs. We discuss the impact of intra-die technological mismatch on the security of SecLib.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Analysis of delay caused by Resistive Bridging faults in Secured CMOS 45 nm Technology, Implemented in QDI GHANIA AIT ABDELMALEK, REZKI ZIANI and MOURAD LAGHROUCHE

The article focuses on the defects modeling of secured CMOS circuits, implemented in Quasi Delay Insensitive (QDI). We analyze the static and the dynamic behavior of resistive bridges as a function of its unpredictable resistance. SPICE simulations were performed for 45nm CMOS technology. Simulation results are given for the conditions of defect detection and for the delay induced by the resist...

متن کامل

Quasi-delay-insensitive Circuits Are Turing-complete

Quasi-delay-insensitive (QDI) circuits are those whose correct operation does not depend on the delays of operators or wires, except for certain wires that form isochronic forks. In this paper we show that quasi-delay-insensitivity, stability and non-interference, and strong connuence are equivalent properties of a computation. In particular, this shows that QDI computations are deterministic. ...

متن کامل

Automated Design of Cryptographic Devices Resistant to Multiple Side-Channel Attacks

Balanced dynamic dual-rail gates and asynchronous circuits have been shown, if implemented correctly, to have natural and efficient resistance to side-channel attacks. Despite their benefits for security applications they have not been adapted to current mainstream designs due to the lack of electronic design automation support and their nonstandard or proprietary design methodologies. We prese...

متن کامل

Design and security evaluation of balanced 1-of-n circuits

A new balanced library is presented which consists of novel mixed 1-of-2 and 1-of-4 components based on N-nary logic. Cryptographic circuit specifications are refined and passed to optimization and mapping tools for mapping to a library of power-balanced components. Logic optimization tools are then applied to generate secure synchronous circuits for layout generation. This paper presents a new...

متن کامل

Timing Analysis of Quasi-Delay-Insensitive Ripple Carry Adders – A Mathematical Study

This paper deals with the timing analysis of quasi-delay-insensitive (QDI) ripple carry adders from a mathematical perspective. In this context, this paper throws light on forward latency, backward latency and cycle time metrics of robust asynchronous adders, which correspond to either strong or weak-indication timing regimes. With respect to weak-indication, both distributive and biased design...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010